


FIG. 1






IB Hybrid Channel Adapter/Switch


+



IB Hybrid CA/Switch with Transaction Switch and Shared Buffer Memory



Transaction Switch Data Paths



Transaction Queues

FIG. 6

DLID	Frame	LNH	Destination QP	Packet	VL	Buffer
<u>602</u>	Error 604	60 6	<u>608</u>	Length <u>612</u>	614	Address 616

MAC Input Queue Entry



FIG. 7

Tag	PCI Address/Port	Length	Offset	VL	Туре	Buffer Address
702	<u>704</u>	<u>706</u>	<u>708</u>	712	714	716

FIG. 8

MAC Output Queue Entry

800

FIG. 9

Port	Frame	LNH	Destination QP	Length	VL	Buffer Address
902	Error <u>904</u>	<u>906</u>	, <u>908</u>	<u>912</u>	914	916

Bus Router Output Queue Entry

**** 900


FIG. 10

Tag	PCI Address	Length	Offset	PCI Type	Buffer Address 1014
1002	<u>1004</u>	1006	<u>1008</u>	1012	


PCI Output Queue Entry


1000

FIG. 11		Bus Router 1102	Port <u>1104</u>	DLID <u>1106</u>	Valid <u>1108</u>
	0	1	0	0x0005	1
	1	1	1	0x0006	1
	2	1	2	0x0007	1
	3	1	3	0x0008	1
	4	0	1	0x0001	1
	5	0	1	0x0002	1
	6	0	1	0x0003	1
	7	0	1	0x0004	11
	8	0	0	0x0009	1
	9	0	2	0x000A	1
	10	0	3	0x000B	1
	11	0	2	-	0
	12	0	1	•	0
	13	0	3	•	0
412	14	0	2	•	0
	15		2	0x0007	1
		September 1	5965, 500000		




Port Switch Mapping Table in Example Network







Transaction Switching




Packet Switching Operation
















FIG. 14b








Addressed Data to Packetized Data Operation





IB Hybrid CA/Switch with Transaction Switch and Shared Buffer Memory

FIG. 17

PCI Address	Length	Buffer Address	PCI Cycle
<u>1702</u>	<u>1704</u>	1706	Type <u>1708</u>

PCI Input Queue Entry

1700

